



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



⑪ Publication number:

0 634 836 A2

⑫

## EUROPEAN PATENT APPLICATION

⑬ Application number: 94109213.2

⑮ Int. Cl. 6: H03F 3/60, H03F 3/62

⑭ Date of filing: 15.06.94

⑯ Priority: 14.07.93 JP 173907/93

1 Mizuhara

⑰ Date of publication of application:  
18.01.95 Bulletin 95/03

4-chome,

Itami-shi,

Hyogo 664 (JP)

Inventor: Sasaki, Yoshinobu, c/o Mitsubishi

⑯ Designated Contracting States:  
DE FR GB

Denki K.K.

Hikari Micro-ha Device Kenkyusho,

1 Mizuhara

4-chome,

Itami-shi,

Hyogo 664 (JP)

⑰ Applicant: MITSUBISHI DENKI KABUSHIKI  
KAISHA  
2-3, Marunouchi 2-chome  
Chiyoda-ku  
Tokyo 100 (JP)


⑯ Representative: KUHNEN, WACKER &  
PARTNER  
Alois-Steinecker-Strasse 22  
D-85354 Freising (DE)

⑰ Inventor: Nakahara, Kazuhiko, c/o Mitsubishi  
Denki K.K.  
Hikari Micro-ha Device Kenkyusho,

⑯ Distributed amplifier and bidirectional amplifier.

⑯ A distributed amplifier (100) comprises an input side circuit (100a) including a plurality of distributed constant lines (3a,3b,3c) connected in series between an input terminal (1) and ground and a plurality of source-grounded FETs (11a,11b) for switching operation having drains connected to junctions between the distributed constant lines (3a,3b,3c), an output side circuit (100b) including a plurality of distributed constant lines (3d,3e,3f) connected in series between an output terminal (2) and ground, and a plurality of source-grounded amplifier FETs (7a,7b) having gates connected to junctions between the distributed constant lines (3a,3b,3c) of the input side circuit (100a) via capacitors (9a) and drains connected to junctions of the distributed constant lines (3d,3e,3f) of the output side circuit (100b). In this structure, since the input side circuit (100a) also serves as a distributed switch, when a T/R module is fabricated using the distributed amplifier, it is not necessary to add a distributed switch for controlling signal input and output, so that the chip size of the T/R module is reduced compared to the conventional T/R module. In addition, the signal transmission loss is reduced.

Fig.1



EP 0 634 836 A2

FIELD OF THE INVENTION

The present invention relates to a distributed amplifier and a bidirectional amplifier including the distributed amplifier.

5

BACKGROUND OF THE INVENTION

Figure 7 is a circuit diagram illustrating a structure of a prior art distributed amplifier. In figure 7, a distributed amplifier 700 comprises an input side circuit 70a disposed between an input terminal 1 and ground, an output side circuit 70b disposed between an output terminal 2 and ground, and source-grounded FETs 70c and 70d disposed between the input circuit 70a and the output circuit 70b. The input side circuit 70a comprises three distributed constant lines 3a to 3c, a terminal resistor 8 of 50 Ω, and a bypass capacitor 9 which are connected in series between the input terminal 1 and ground. The output side circuit 70b comprises three distributed constant lines 3d to 3f, a terminal resistor 8 of 50 Ω, and a bypass capacitor 9 which are connected in series between the output terminal 2 and ground. The source-grounded FET 70c includes a gate connected to the junction of the input side distributed constant lines 3a and 3b and a drain connected to the junction of the output side distributed constant lines 3e and 3f via a distributed constant line 10. The source-grounded FET 70c includes a gate connected to the junction of the input side distributed constant lines 3b and 3c and a drain connected to the junction of the output side distributed constant lines 3d and 3e via a distributed constant line 10.

Each of the source-grounded FETs 70c and 70d is illustrated as an equivalent circuit comprising a gate-to-source capacitance 4, a current supply 5 controlled by a gate bias voltage, and a drain-to-source capacitance 6.

In the distributed amplifier 700, if the distributed constant lines 3a to 3c of the input side circuit 70a on the gate side of the source-grounded FET 70c (70d) is regarded as an inductance (Lg), the gate-source capacitance (Cgs) 4 of the FET and the inductance (Lg) form a circuit equivalent to a distributed constant line on the gate side of the FET. Similarly, if the distributed constant line 10 connected to the drain of the source-grounded FET 70c (70d) is regarded as an inductance (Ld), the drain-source capacitance (Cds) 6 of the FET and the inductance (Ld) form a circuit equivalent to a distributed constant line on the drain side of the FET.

A description is given of the operation.

Assuming that the input or output side characteristic impedance be  $Z_0$ , the following equation (3) is achieved on the gate side of the source-grounded FET 70c (70d).

35

$$Z_0 = \sqrt{\frac{jWLg}{jWCgs}} = \sqrt{\frac{Lg}{Cgs}} \quad \dots (3)$$

40

In this case, the cut-off frequency  $f_c$  is represented by

45

$$f_c = \frac{1}{2\pi\sqrt{LC}} \quad \dots (4)$$

The same relationship as described above is achieved on the drain side of the FET. Further, the input signal is amplified by the FET.

As described above, this distributed amplifier 700 is a broadband amplifier that can be used until the cut-off frequency.

When a Transmit/Receive (hereinafter referred to as T/R) module is fabricated using the prior art distributed amplifier 700, two distributed amplifiers 700 serving as a transmitter and a receiver, respectively, are required and, in addition, a T/R switch of a frequency band as wide as or wider than that of the distributed amplifier is required for switching the signal input-output path between the transmitter and the receiver. Therefore, if a T/R module is fabricated using the prior art distributed amplifiers 700, the chip size of the T/R module is unfavorably increased by the T/R switch. Further, the signal transmission loss due to

the T/R switch must be considered.

#### SUMMARY OF THE INVENTION

5 It is an object of the present invention to provide a distributed amplifier including a switch.  
It is another object of the present invention to provide a small-sized bidirectional amplifier.

Other objects and advantages of the present invention will become apparent from the detailed description given hereinafter; it should be understood, however, that the detailed description and specific embodiment are given by way of illustration only, since various changes and modifications within the scope  
10 of the invention will become apparent to those skilled in the art from this detailed description.

According to a first aspect of the present invention, a distributed amplifier comprises an input side circuit including a plurality of distributed constant lines connected in series between an input terminal and ground, and a plurality of source-grounded FETs for switching operation having drains connected to junctions between the distributed constant lines of the input side circuit; an output side circuit including a plurality of distributed constant lines connected in series between an output terminal and ground; and a plurality of source-grounded amplifier FETs each having a gate connected to the junction of the distributed constant lines of the input side circuit via a capacitor and a drain connected to the junction of the distributed constant lines of the output side circuit. In this structure, since the input side circuit also serves as a distributed switch, when a T/R module is fabricated using the distributed amplifier, no additional distributed switch for controlling signal input and output is needed, so that the chip size of the T/R module is reduced compared to the conventional T/R module. In addition, signal transmission loss is reduced.

According to a second aspect of the present invention, a bidirectional amplifier comprises first and second distributed amplifiers of the same structure as described above, and first and second SPDT (single Pole Double Throw) switches each having first, second, and third terminals wherein an input signal applied to the first terminal is output from one of the second and third terminals, or one of two input signals respectively applied to the second and third terminals is output from the first terminal. One of the second and third terminals of the first SPDT switch is connected to an input terminal of the first distributed amplifier and the other is connected to an output terminal of the second distributed amplifier. One of the second and third terminals of the second SPDT switch is connected to an output terminal of the first distributed amplifier and the other is connected to an input terminal of the second distributed amplifier. The first terminals of the first and second SPDT switches are input-output terminals of the whole circuit. In this structure, since the bidirectional amplifier is fabricated using only two distributed amplifiers and two SPDT switches with no additional distributed switch, the chip size of the amplifier is reduced compared to the conventional bidirectional amplifier, and the signal transmission loss is reduced.

According to a third aspect of the present invention, a bidirectional amplifier comprises first and second SPDT switches of the same structure as described above and a distributed amplifier. The distributed amplifier comprises a plurality of dual gate FETs for amplification each having first and second gates, a source, and a drain, first and second input side circuits of the same structure as described above respectively connected to the first gates and the second gates of the dual gate FETs, and first and second output side circuits of the same structure as described above respectively connected to the sources and the drains of the dual gate FETs. The second terminal of the first SPDT switch is connected to an input terminal of the first input side circuit, and the third terminal is connected to an output terminal of the first output side circuit. The second terminal of the second SPDT switch is connected to an input terminal of the second input side circuit, and the third terminal is connected to an output terminal of the second output side circuit. The first terminals of the first and second SPDT switches are input-output terminals of the whole circuit. In this structure, since the bidirectional amplifier is fabricated using only one distributed amplifier and two SPDT switches with no additional distributed switch, the chip size of the amplifier is reduced compared to the conventional bidirectional amplifier, and the signal transmission loss is reduced.

50 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit diagram illustrating a distributed amplifier in accordance with a first embodiment of the present invention.

Figure 2 is a circuit diagram illustrating a distributed amplifier in accordance with a second embodiment  
55 of the present invention.

Figure 3 is a circuit diagram illustrating a distributed amplifier in accordance with a third embodiment of the present invention.

Figure 4 is a circuit diagram illustrating a distributed amplifier in accordance with a fourth embodiment of the present invention.

Figure 5 is a circuit diagram illustrating a bidirectional amplifier in accordance with a fifth embodiment of the present invention.

5 Figure 6 is a circuit diagram illustrating a bidirectional amplifier in accordance with a sixth embodiment of the present invention.

Figure 7 is a circuit diagram illustrating a distributed amplifier in accordance with the prior art.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

10 Figure 1 is a circuit diagram illustrating a distributed amplifier in accordance with a first embodiment of the present invention. In figure 1, the same reference numerals as in figure 7 designate the same or corresponding parts. A distributed amplifier 100 comprises an input side circuit 100a disposed between an input terminal 1 and ground, an output side circuit 100b disposed between an output terminal 2 and ground, and source-grounded FETs 7a and 7b disposed between the input side circuit 100a and the output side circuit 100b.

20 The source-grounded FETs 7a and 7b are amplifier FETs. The FET 7a includes a gate connected through a capacitor 9a to the junction of the distributed constant lines 3a and 3b of the input side circuit 100a and a drain connected to the junction of the distributed constant lines 3e and 3f of the output side circuit 100b. A gate bias terminal 13 is connected through a resistor 8a to the junction of the gate of the FET 7a and the capacitor 9a. The FET 7b includes a gate connected through a capacitor 9a to the junction of the distributed constant lines 3b and 3c of the input side circuit 100a and a drain connected to the junction of the distributed constant lines 3d and 3e of the output side circuit 100b. A gate bias terminal 13 is connected through a resistor 8a to the junction of the gate of the FET 7b and the capacitor 9a.

25 The input side circuit 100a includes three distributed constant lines 3a to 3c and a terminal resistor 8 which are connected in series between the input terminal 1 and ground, and two source-grounded FETs 11a and 11b. A drain of the source-grounded FET 11a is connected to the junction of the distributed constant lines 3a and 3b, and a drain of the source-grounded FET 11b is connected to the junction of the distributed constant lines 3b and 3c. The distributed constant lines 3a to 3c and the FETs 11a and 11b form a distributed switch. A gate bias terminal 12 is connected to a gate of each FET.

30 The output side circuit 100b includes three distributed constant lines 3d to 3f, a terminal resistor 8, and a bypass capacitor 9 which are connected in series between an output terminal 2 and ground. In addition, a drain bias terminal 15 for the source-grounded FETs 7a and 7b is connected through an RF choke coil 14 to the junction of the terminal resistor 8 and the distributed constant line 3f, and a bypass capacitor 9 is inserted between ground and the junction of the drain bias terminal 15 and the RF choke coil 14.

35 A description is given of the operation. Since the source and the drain of the source-grounded FET 11a (11b) are set at the same voltage by the terminal resistor 8, a switching operation is possible according to a bias voltage applied to the gate bias terminal 12. When the source-grounded FETs 11a and 11b are turned off, the distributed switch is turned on, and a signal is input to the input side circuit 100a and the distributed amplifier 100 operates similarly as the prior art distributed amplifier 700. On the other hand, when the source-grounded FETs 11a and 11b are turned on, the distributed switch is turned off, and no signal is input to the input side circuit 100a.

40 The source-grounded FET 11a (11b) in the ON state has no resistance and the FET in the OFF state becomes a capacitance (CT). The capacitance (C) of the capacitor 9 connected to the drain of the FET 11a (11b) has the relation of  $C \gg CT, Cgs$ .

45 When the FET 11a and 11b are turned off, i.e., when the distributed switch is turned on, the parameters C, CT, and Cgs have to be designed so that the input side impedance  $Zo$  represented by the following equation (5) becomes  $50 \Omega$ , whereby the distributed amplifier 100 operates in the same manner as the prior art amplifier 700.

50

$$Zo = \sqrt{\frac{Lg}{Cgs \cdot C + CT}} \quad \dots (5)$$

55

When the FETs 11a and 11b are turned on, i.e., when the distributed switch is turned off, the input side impedance  $Z$  must satisfy the following equation (6) so that no signal is input to the input side circuit 100a. For this purpose, it is necessary to design the FETs 11a and 11b and the capacitors 9 so that the respective parameters  $C$ ,  $CT$ , and  $Cgs$  have the relation of  $Cgs \cdot C / (Cgs + C) \ll CT$  in the equation (5).

5

$$10 \quad Z = \sqrt{\frac{Lg}{Cgs \cdot C}} \gg Z_o \quad \dots (6)$$

$\frac{Cgs + C}{Cgs \cdot C}$

15 As described above, in the distributed amplifier 100 according to the first embodiment of the present invention, the input side circuit 100a serves both as an amplifier and a switch for determining whether a signal is input to the distributed amplifier 100 or not. Therefore, when a T/R module is fabricated using this distributed amplifier 100, no additional distributed switch is needed, so that the chip size of the T/R module is reduced compared to the prior art. Further, it is not necessary to consider the signal transmission loss  
20 due to the distributed switch, so that the design of the T/R module is simplified.

25 Figure 2 is a circuit diagram illustrating a distributed amplifier in accordance with a second embodiment of the present invention. In figure 2, the same reference numerals as in figure 1 designate the same or corresponding parts. The structure of the distributed amplifier 200 of this second embodiment is fundamentally identical to that of the first embodiment except that an inductor 16 is interposed between the source and the drain of each of the source-grounded FETs 11a and 11b included in the input side circuit.

Assuming that the inductance of the inductor 16 be  $L$ , the working frequency ( $f_0$ ) is represented by

$$30 \quad f_0 = \frac{1}{2\pi \sqrt{L \left( \frac{Cgs \cdot C}{Cgs + C} \right) + G}} \quad \dots (7)$$

35

and if the inductance  $L$  of the inductor 16 is designed so that the working frequency  $f_0$  is a desired value, this distributed amplifier 200 is available in a narrow band.

40 Figure 3 is a circuit diagram illustrating a distributed amplifier in accordance with a third embodiment of the present invention. In figure 3, the same reference numerals as in figure 1 designate the same or corresponding parts. A distributed amplifier 300 of this third embodiment employs dual gate FETs 30a and 30b for amplification in place of the FETs 7a and 7b of the distributed amplifier 100 of the first embodiment, and a gate bias terminal 31 for controlling gain is connected to one of two gates of each dual gate FET. In this structure, since the gain of the amplifier is controlled by the bias voltage applied to the dual gate FETs 30a and 30b, a high-performance distributed amplifier is achieved.

45 Figure 4 is a circuit diagram illustrating a distributed amplifier in accordance with a fourth embodiment of the present invention. In figure 4, the same reference numerals as those in figures 2 and 3 designate the same or corresponding parts. A distributed amplifier 400 according to this fourth embodiment is fundamentally identical to the distributed amplifier 300 of the third embodiment except that the input side circuit 200a of the second embodiment shown in figure 2 is employed in place of the input side circuit 100a.

50 The distributed amplifier 400 of this fourth embodiment provides the same effects as described in the third embodiment. In addition, the amplifier 400 can be used in a narrower band than the distributed amplifier 300 of the third embodiment.

55 Figure 5 is a circuit diagram illustrating a bidirectional amplifier in accordance with a fifth embodiment of the present invention. In the figure, the same reference numerals as those in figure 1 designate the same or corresponding parts. In this fifth embodiment, a bidirectional amplifier 500 comprises two distributed amplifiers 100A and 100B of the same structure as the distributed amplifier 100 according to the first embodiment, and two SPDT (Single Pole Double Throw) switches 500a and 500b each comprising two FETs 17a and 17b. An input terminal 1a of the distributed amplifier 100A is connected to a first terminal 19a

of the SPDT switch 500a via a capacitor 9b, and an output terminal 2b of the distributed amplifier 100B is connected to a second terminal 19b of the SPDT switch 500a via a capacitor 9b. An output terminal 2a of the distributed amplifier 100A is connected to a first terminal 19a of the SPDT switch 500b via a capacitor 9b, and an input terminal 1b of the distributed amplifier 100B is connected to a second terminal 19b of the SPDT switch 500b via a capacitor 9b.

Reference numerals 20a and 20b designate signal input-output terminals of the SPDT switches 500a and 500b, respectively, and numerals 17a and 17b designate FETs included in each SPDT switch. The junction of the FETs 10a and 17b, and sources of these FETs are connected to ground via resistors 8a. Reference numeral 18 designates a gate bias terminal for controlling the switching.

10 A description is given of the operation.

First of all, the FETs 17a of the SPDT switches 500a and 500b are turned on and the FETs 17b of these switches are turned off by the switching control gate bias applied to the terminals 18. The source-grounded FETs 11a and 11b of the input side circuit 100a of the distributed amplifier 100A are turned off by the gate bias applied thereto, i.e., the distributed switch is turned on, and on the contrary, the source-grounded FETs 11a and 11b of the input side circuit 110a of the distributed amplifier 100B are turned on by the gate bias applied thereto, i.e., the distributed switch is turned off. Further, 0 V is applied to the drain bias terminal 15 of the distributed amplifier 100B to enable the FETs 7a and 7b of the distributed amplifier 100B to perform the switching operation. A bias voltage to turn on the FETs 7a and 7b is applied to the gate bias terminals 13 of the FETs 7a and 7b to turn off the distributed constant lines 3d, 3e, and 3f connected to the input-output terminal 20a.

20 In this case, a signal is input to the input-output terminal 20a of the SPDT switch 500a from the outside, amplified in the distributed amplifier 100A, and output from the input-output terminal 20b of the SPDT switch 500b.

On the other hand, if the ON and OFF states of the respective FETs included in the distributed 25 amplifiers 100A and 100B and the respective FETs included in the SPDT switches 500a and 500b are contrary to those described above, i.e., if those in the ON states are in the OFF states and those in the OFF states are in the ON states, a signal is input to the input-output terminal 20b of the SPDT switch 500b from the outside and amplified in the distributed amplifier 100B. The amplified signal is output from the input-output terminal 20a of the SPDT switch 500b.

30 As described above, differently from the prior art bidirectional amplifier, the bidirectional amplifier 500 according to the fifth embodiment of the present invention does not require a supplemental distributed switch between the distributed amplifiers and the SPDT switches for preventing an adverse effect of the axial radiation generated in one of the distributed amplifiers through which no signal is transmitted on the other distributed amplifier through which signal is transmitted. Therefore, the bidirectional amplifier 500 is fabricated using only two distributed amplifiers and two SPDT switches, resulting in a reduction in the chip 35 size compared to the conventional bidirectional amplifier.

Figure 6 is a circuit diagram illustrating a bidirectional amplifier in accordance with a sixth embodiment 40 of the present invention. In figure 6, the same reference numerals as in figures 1 and 5 designate the same or corresponding parts. A bidirectional amplifier 600 of this sixth embodiment comprises a distributed amplifier 600a including dual gate FETs 60a and 60b as amplifier FETs and two SPDT switches 500a and 500b each including two FETs 17a and 17b. In the distributed amplifier 600a, first gates 61a and 61b and second gates 62a and 62b of the respective dual gates FETs 60a and 60b are connected to the input side 45 circuits 100a shown in figure 1 via capacitors 9, and sources and drains of the respective dual gate FETs 60a and 60b are connected to the output side circuits 100b shown in figure 1. A first terminal 19a of the SPDT switch 500a is connected through a capacitor 9a to an output terminal 2c of the output side circuit 100b which is connected to the sources of the dual gate FETs 60a and 60b, and a second terminal 19b of the SPDT switch 500a is connected through a capacitor 9b to an input terminal 1c of the input side circuit 100a which is connected to the first gates 61a and 61b of the dual gate FETs 60a and 60b. A first terminal 19a of the SPDT switch 500b is connected through a capacitor 9b to an input terminal 1d of the input side 50 circuit 100a which is connected to the second gates 62a and 62b of the dual gate FETs 60a and 60b, and a second terminal 19b of the SPDT switch 500b is connected through a capacitor 9b to an output terminal 2d of the output side circuit 100b which is connected to the drains of the dual gate FETs 60a and 60b.

A description is given of the operation.

First of all, the FETs 17a of the SPDT switches 500a and 500b are turned off and the FETs 17b of these switches are turned on by the switching control gate bias applied to the terminals 18. In addition, the source-grounded FETs 11a and 11b of the input side circuit 100a connected to the first gates 61a and 61b are turned off by a gate bias applied thereto, i.e., the distributed switch is turned on, and on the contrary, the source-grounded FETs 11a and 11b of the input side circuit 100a connected to the second gates 62a

and 62b are turned on by a gate bias applied thereto, i.e., the distributed switch is turned off.

Further, 0 V is applied to the drain bias terminal 15 of the output side circuit 100b which is connected to the sources of the dual gate FETs 60a and 60b to enable the FETs 7a and 7b of the output side circuits 100b to perform the switching operation, and a bias voltage to turn on the FETs 7a and 7b is applied to the 5 gate bias terminals 13 of these FETs 7a and 7b to turn off the distributed constant lines 3d, 3e, and 3f of the output side circuit 100b.

In this case, a signal is input to the input-output terminal 20a of the SPDT switch 500a from the outside, amplified in the input side circuit 100a connected to the first gates 61a and 61b and in the output side circuit 100b connected to the drains of the dual gate FETs, and output from the input-output terminal 20b of the 10 SPDT switch 500b.

On the other hand, if the ON and OFF states of the respective FETs of the distributed amplifier 600a and the respective FETs of the first and second SPDT switches 500a and 500b are contrary to those described above, i.e., if those in the ON states are in the OFF states and those in the OFF states are in the 15 ON states, a signal is input to the input-output terminal 20b of the SPDT switch 500b from the outside and amplified in the input side circuit 100a connected to the second gates 62a and 62b of the dual gate FETs 60a and 60b and in the output side circuit 100b connected to the sources of the dual gate FETs. The amplified signal is output from the input-output terminal 20a of the SPDT switch 500b.

The bidirectional amplifier 600 according to the sixth embodiment of the present invention achieves the same amplification as that of the bidirectional amplifier 500 according to the fifth embodiment with the same 20 effects as described above.

While in the above-described first to sixth embodiments the distributed amplifier includes two amplifier FETs, it may include three or more amplifier FETs with the same effects as described above.

### Claims

25

1. A distributed amplifier (100) (Fig. 1) comprising:

an input side circuit (100a) including a plurality of distributed constant lines (3a,3b,3c) connected in series between an input terminal (1) and ground, and a plurality of source-grounded FETs (11a,11b) for switching operation having drains connected to junctions between said distributed constant lines (3a,3b,3c);

30

an output side circuit (100b) including a plurality of distributed constant lines (3d,3e,3f) connected in series between an output terminal (15) and ground; and

35

a plurality of source-grounded amplifier FETs (7a,7b) having gates connected to junctions between said distributed constant lines (3a,3b,3c) of said input side circuit (100a) via capacitors (9a) and drains connected to junctions of said distributed constant lines (3d,3e,3f) of said output side circuit (100b).

2. The distributed amplifier of claim 1 wherein said capacitors (9a) and said source-grounded FETs (11a,11b) for switching are designed to satisfy the following relations (1) and (2):

40

$$50\Omega = \sqrt{\frac{Lg}{Cgs \cdot C}} + CT \quad \dots (1)$$

45

$$\frac{Cgs \cdot C}{Cgs + C} \ll CT \quad \dots (2)$$

50

55 where  $Lg$  is the inductance of the distributed constant line (3a,3b,3c) of the input side circuit (100a),  $Cgs$  is the gate-to-source capacitance of the source-grounded FET (11a,11b) for switching operation,  $CT$  is the capacitance of the source-grounded FET (11a,11b) for switching operation in the OFF state, and  $C$  is the capacitance of the capacitor (9a).

3. A distributed amplifier as defined in claim 1 or 2 (Fig.2) further including an inductor (16) interposed between source and drain of said source-grounded FET (11a,11b) for switching operation.
4. A distributed amplifier as defined in claim 1 or 2 (Fig.3) wherein said amplifier FET (7a,7b) is a dual gate FET having two gates and a bias voltage for controlling gain is applied to one of said two gates.
5. A bidirectional amplifier (500) (Fig.5) comprising:
 

10 first and second distributed amplifiers (100A,100B) each comprising an input side circuit (100a) including a plurality of distributed constant lines (3a,3b,3c) connected in series between an input terminal (1a,1b) and ground and a plurality of source-grounded FETs (11a,11b) for switching operation having drains connected to junctions between said distributed constant lines (3a,3b,3c), an output side circuit (100b) including a plurality of distributed constant lines (3d,3e,3f) connected in series between an output terminal (2a,2b) and ground, and a plurality of source-grounded amplifier FETs (7a,7b) having gates connected to junctions between said distributed constant lines (3a,3b,3c) of said input side circuit (100a) via capacitors (9a) and drains connected to junctions of said distributed constant lines (3d,3e,3f) of said output side circuit (100b);

20 first and second SPDT (Single Pole Double Throw) switches (500a,500b) each having first, second, and third terminals (20a or 20b, 19a, 19b) wherein an input signal applied to said first terminal (20a) is output from one of said second and third terminals (19a,19b), or one of two input signals respectively applied to said second and third terminals (19a,19b) is output from said first terminal (20b);

25 one of said second and third terminals (19a,19b) of said first SPDT switch (500a) being connected to an input terminal (1a) of said first distributed amplifier (100A) and the other being connected to an output terminal (19b) of said second distributed amplifier (100B);

30 one of said second and third terminals (19a,19b) of said second SPDT switch (500b) being connected to an output terminal (2a) of said first distributed amplifier (100A) and the other being connected to an input terminal (1b) of said second distributed amplifier (100B); and

35 said first terminals (20a,20b) of said first and second SPDT switches (500a,500b) being input-output terminals of the whole circuit.
6. A bidirectional amplifier (600) (Fig.6) comprising:
 

40 a distributed amplifier (600a) comprising first and second input side circuits (100a) each comprising a plurality of distributed constant lines (3a,3b,3c) connected in series between an input terminal (1c,1d) and ground and a plurality of source-grounded FETs (11a,11b) for switching operation having drains connected to junctions between said distributed constant lines (3a,3b,3c), first and second output side circuits (100b) each comprising a plurality of distributed constant lines (3d,3e,3f) connected between an output terminal (2c,2d) and ground, and a plurality of dual gate FETs (60a,60b) for amplification each having first and second gates (61a,61b,62a,62b), a source, and a drain, said first gate being connected through a capacitor (9) to the junction between said distributed constant lines (3a,3b,3c) of said first input side circuit (100a) while the other being connected through a capacitor (9) to the junction between said distributed constant lines (3a,3b,3c) of said second input side circuit (100a), and one of said source and drain being connected to the junction of said distributed constant lines (3d,3e,3f) of said first output side circuit (100b) while the other being connected to the junction of said distributed constant lines (3d,3e,3f) of said second output side circuit (100b);

45 first and second SPDT switches (500a,500b) each having first, second, and third terminals (20a or 20b,19a,19b) wherein an input signal applied to said first terminal (20a) is output from one of said second and third terminals (19a,19b), or one of two input signals respectively applied to said second and third terminals (19a,19b) is output from said first terminal (20b);

50 said second terminal (19a) of said first SPDT switch (500a) being connected to an output terminal (2c) of said first output side circuit (100b) and said third terminal (19b) being connected to an input terminal (1c) of said first input side circuit (100a);

55 said second terminal (19a) of said second SPDT switch (500b) being connected to an input terminal (1d) of said second input side circuit (100a) and said third terminal (19b) being connected to an output terminal (2d) of said second output side circuit (100b); and

60 said first terminals (20a,20b) of said first and second SPDT switches (500a,500b) being input-output terminals of the whole circuit.
7. A bidirectional amplifier as defined in claim 5 or 6 further comprising a drain bias terminal (15) for controlling drain bias of each amplifier FET (7a,7b), disposed in said output side circuit (100b).

8. A bidirectional amplifier as defined in claim 5 or 6 wherein said source-grounded FETs (11a,11b) for switching operation and said capacitors (9a) are designed to satisfy the following relations (1) and (2):

5

$$50\Omega = \sqrt{\frac{Lg}{\frac{Cgs \cdot C}{Cgs + C} + CT}} \quad \dots (1)$$

10

$$\frac{Cgs \cdot C}{Cgs + C} \ll CT \quad \dots (2)$$

15

where  $Lg$  is the inductance of the distributed constant line (3a,3b,3c) of the input side circuit (100a),  $Cgs$  is the gate-to-source capacitance of the source-grounded FET (11a,11b) for switching operation,  $CT$  is the capacitance of the source-grounded FET (11a,11b) for switching operation in the OFF state, and  $C$  is the capacitance of the capacitor (9a).

25

30

35

40

45

50

55

Fig.1




Fig.2




Fig.3





Fig.4



5  
Fig




Fig. 6




Fig.7  
(Prior Art)

